.. _Tools:
Tools
#####
Installed via submodules
========================
* `third_party/netlistsvg `__
Tool for generating nice logic diagrams from Verilog code.
* `third_party/icestorm `__
Bitstream and timing database + tools for the Lattice iCE40.
* `third_party/prjxray `__
Tools for the Xilinx Series 7 parts.
* `third_party/prjxray-db `__
Bitstream and timing database for the Xilinx Series 7 parts.
Installed via conda
===================
* `yosys `__
Verilog parsing and synthesis.
* `vtr `__
Place and route tool.
* `iverilog `__
Very correct FOSS Verilog Simulator
Potentially used in the future
==============================
* `verilator `__
Fast FOSS Verilog Simulator
* `sphinx `__
Tool for generating nice looking documentation.
* `breathe `__
Tool for allowing Doxygen and Sphinx integration.
* ``doxygen-verilog``
Allows using Doxygen style comments inside Verilog files.
* `symbolator `__
Tool for generating symbol diagrams from Verilog (and VHDL) code.
* `wavedrom `__
Tool for generating waveform / timing diagrams.